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High-Density 4T SRAM Bitcell in 14-nm
3-D CoolCube Technology Exploiting
Assist Techniques
Réda Boumchedda, Jean-Philippe Noel, Bastien Giraud, Kaya Can Akyel,
Mélanie Brocard, David Turgis, and Edith Beigne
Abstract— In this paper, we present a high-density four-
transistor (4T) static random access memory (SRAM) bitcell
design for 3-D CoolCube technology platform based on 14-nm
fully depleted - silicon on insulator MOS transistors to show the
compatibility between the 4T SRAM and the 3-D design and the
considerable density gain that they can achieve when combined.
The 4T SRAM bitcell has been characterized to investigate the
critical operations in terms of stability (retention and read) taking
into account the postlayout parasitic elements. Thus, failure
mechanisms are exposed and explained. Based on this paper,
a data-dependent dynamic back-biasing scheme improving the
bitcell stability is developed. A specific read-assist circuit is also
proposed in order to enable a large number of bitcells per column
in a memory array. Finally, the designed bitcell offers up to 30%
area gain compared to a planar six-transistor SRAM bitcell in
the same technology node.
Index Terms— 3-D monolithic, back bias, fully depleted -
silicon on insulator (FD-SOI), read assist, static random access
memory (SRAM).
I. INTRODUCTION
OVER the past few decades, semiconductor industryhas pushed for innovations on both circuit design and
manufacturing technology in order to follow Moore’s law,
which states that the transistor density must double every new
technology node. This later comes with the main challenge
of increasing the performances, while reducing the power
consumption [1], [2]. Nowadays, we face major issues since
the size of transistors are reaching subatomic level, which
leads to the rise of inevitable parasitic phenomena such as
short-channel effects [3], process variability [4], and increased
leakage [5], [6]. As a consequence, different stacking methods
are developed in order to overcome scaling down bottlenecks
in conventional planar design and to allow higher densities
for system-on-chips (SoCs). This trend can be compared to
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an architect constructing a building by stacking flats to use
efficiently a small land. In microelectronics, the equivalent is
designing SoCs by stacking circuits or transistors to increase
density for the same 2-D footprint. This is called 3-D design,
and the manufacturing is generally named 3-D integration.
The 3-D integration has first appeared at die level by
stacking vertically multiple dies [7]. The 3-D integration at
the MOS level has appeared in the early 2000, and it is
named the 3-D sequential integration or 3-D monolithic. In this
technology, several layers of transistors with their metallization
are processed sequentially and connected with via as small as
the ones of the back end of line (BEOL). This would offer
the highest density of devices and vertical connections among
other 3-D technologies. This leads to a significant enhance-
ment in performances and in power consumption thanks to
the wire length reduction [8]. The main challenge of this
technology consists in the complexity of the manufacturing
process, since it requires a low-temperature process to make
the upper devices in order to minimize the thermal budget of
the chip, i.e., not destroying the metallization and devices in
the bottom level [9]. Among the 3-D monolithic technologies,
3-D sequential LETI CoolCube technology [10] offers a very
fine 3-D interconnect pitch compared to existing technologies
and opens the way for efficient 3-D-VLSI circuits with the
hope of reducing the congestion on the BEOL while providing
real 3-D routing possibilities [11].
Static random access memory (SRAM) occupies the most
significant area on SoC, and thus a lot of effort is put in
the semiconductor industry to keep the SRAM in Moore’s
roadmap. A straightforward way of reducing the overall
SRAM area is to reduce the number of transistors in the SRAM
bitcell. Besides the well-known six-transistor (6T) SRAM
bitcell, the four-transistor (4T) SRAM bitcell [12], [13] was
first introduced in 1970 and it was commonly used in stand-
alone SRAM devices. Compared to the 6T SRAM bitcell,
the pull-up (PU) pMOS transistors were replaced by resistors
with high resistances. It provided an advantage in density at
the expense of manufacturing complexity since an extra layer
of polysilicon was used to implement the PU resistors. The
principal drawback of that design is the considerable increase
in static power due to the constant current flow through the
resistor and the pull-down nMOS. The interest for 4T SRAM
bitcell has been lost as it appeared to be very difficult to scale
below 1.8-V power supply due to its poor stability [14].
1063-8210 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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Fig. 1. Critical path of (a) retention and (b) read operations of 4T DL SRAM
bitcell.
Thanks to the fully depleted-silicon on insulator (FD-SOI)
technology [15], the 4T SRAM bitcell can again offer good
stability through threshold voltage (VT ) modulation using back
biasing, and this can be realized without changing the regular
process and without increasing the static power consumption.
Moreover, since the 4T bitcell possesses two pMOS transistors
and two nMOS transistors, thus an equal number of pMOS
and nMOS, it is a promising candidate for the sequential
3-D technology (pMOS bottom layer and nMOS top layer)
compared to the 6T bitcell, in which the asymmetry in the
number of nMOS and pMOS limits the density gain [16].
Furthermore, the 3-D design could improve the performance
and consumption of 4T SRAM and make it equal or even
better than the planar 6T SRAM.
The reminder of the paper is organized as follows. Section II
exposes 4T bitcell failure mechanisms. Section III details
the 4T bitcell architecture in 3-D CoolCube technology.
Section IV presents the in-house testbench and the simulation
results. Section V demonstrates the application of a dynamic
back bias to strengthen the stability of the 4T SRAM bitcell.
Section VI proposes a powerful read-assist (RA) technique
that allows a large number of bitcell per column (b/c). Finally,
Section VII draws conclusions.
II. 4T SRAM BITCELL FAILURE MECHANISM
In this section, the failure mechanisms in retention mode
and read operation of the 4T SRAM bitcell are deeply ana-
lyzed to understand why those failures occur and justify the
pertinence of the solutions that we provide in this paper. The
4T driver less (DL) architecture is chosen for this study, but
this work can also be applied on the 4T load less (LL, no
PU pMOS) [17]. This choice was motivated by the retention
robustness of the 4T DL compared to the 4T LL based on the
current data of 14-nm 3-D CoolCube technology.
While the 6T bitcell has its internal nodes firmly maintained
at the supply voltages (VDD and GND), the 4T bitcell has one
of its node maintained through an “equilibrium” of leakage
current and this yields to a potential retention problem. The
critical path for the retention of the 4T DL bitcell is shown
Fig. 2. (a) MOS based and (b) simplified models of the critical path during
the retention of 4T DL SRAM bitcell.
in Fig. 1(a) as the current flows from VDD to BLF passing
through the internal node set to “soft” GND (i.e., not physically
maintained at GND by an ON-state nMOS). If the current
leakage of the nMOS [pass gate (PG)] is lower than the current
leakage of the pMOS (PU), the internal node voltage will
increase, and if the internal node voltage gets too close to VDD,
the bitcell will toggle and the stored data will be lost. To have
a robust retention, the nMOS PG must be more “leaky” than
the pMOS PU, which results in a difference of resistances;
this later is linked to the threshold voltage (VT ) in the cutoff
region of the two MOS.
The critical path of the retention can be modeled as a voltage
divider by replacing the nMOS and pMOS by their equivalent
resistance (respectively, ROFF_N and ROFF_P ) as shown in
Fig. 2. The value of the internal node can be described as
shown in the following:
VBLFI = ROFF_NROFF_N + ROFF_P × VDD. (1)
If we want VBLFI to be as close as possible to GND, the
ratio of resistances given by (1) must be as close as possible
to “0.” This can be read as
ROFF_P  ROFF_N . (2)
Fig. 3 presents the ratio of resistances that defines the
internal node voltage. We note that the retention is more
stable at high temperatures. Monte Carlo (MC) simulation
with 1 000 000 iterations is performed for all the VT shown
in Fig. 3 for different temperatures. The result is the grid
in Fig. 4 which shows where the retention is stable or not.
In contrast to the retention, for a functional read operation,
the PG has to be weaker than the PU. Fig. 1(b) presents
the critical path of the read operation. A read fail is caused
by the difference of currents driven by the PG and PU
but also by the difference between the capacitance of the
bitline (Cblt) and the internal node (Cblti). When the bitcell is
read, the voltage of the internal node at VDD will drop, and if
this drop is critical, the bitcell will inevitably toggle (leading
to the data loss). The critical path of the read operation can
be modeled as an RC network by replacing the nMOS and
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Fig. 3. Resistance ratio of voltage divider versus temperature for several
VT (VT _pMOS–VT _nMOS).
Fig. 4. Retention stability grid for several VT and temperatures.
Fig. 5. (a) MOS based and (b) simplified model of the critical path during
a read operation of 4T DL SRAM bitcell.
pMOS by their equivalent resistance and adding Cblti and Cblt
as shown in Fig. 5.
To study the effect of Cblt and RON_P on the voltage drop
of the internal node during a read operation, we consider Cblti
and RON_N values to be constant. First, we focus on Cblt which
is induced by the number of b/c. Fig. 6(a) shows the voltage
drop of the internal node during a read operation for different
number of b/c. We can see that the greater the number of b/c
is, the greater the time of convergence of the internal node
to VDD. The intensity of the voltage drop is barely affected
by the value of the Cblt. Second, we observe the effect of
Fig. 6. Internal node voltage drop for (a) several b/c and (b) pMOS widths.
varying the pMOS width (RON_P ) on the voltage drop of the
internal node. Fig. 6(b) shows the voltage drop of the internal
node during a read operation for different value of the pMOS
width. We can see that the smaller the pMOS width is (greater
RON_P ), the greater the internal voltage drop will be.
From those results and observations, we distinguish two
read fail mechanisms.
1) A Fast Fail: where the voltage drop of the internal node
at VDD is critical and leads to a bitcell toggle. This is
driven by the ratio of the width between the nMOS and
pMOS.
2) A Slow Fail: where the voltage drop is not critical but
the voltage of the complementary node rises from GND
toward VDD and eventually provokes a bitcell toggle.
This is due to the Cblt induced by the number of b/c.
The internal voltage drop is given by
VBLTI = RON_NRON_N + RON_P × VDD. (3)
Hence, if we want the internal node voltage drop to be
moderate, we must have
RON_P < RON_N (4) → WpMOS > WnMOS . (5)
Fig. 7 presents internal-node voltage evolution under a read
operation performed with different temperatures ranging from
−40 °C to 160 °C. We can notice that the drop of the internal
node becomes more important with the rise of temperature.
For 140 °C and 160 °C, we can see that the drop is critical
and leads to the bitcell toggle. It has to be noted that the rise
of the internal node BLFI voltage is a consequence of the
voltage drop of BLTI. With the rise in temperature, the VT of
both nMOS and pMOS decreases (as expected) but not at the
same rate. Fig. 8(a) presents the impact of the temperature on
the VT ratio of nMOS and pMOS. The VT nMOS decreases
faster than VT pMOS, which means that the current driven by
the nMOS will become higher than one of the pMOS, which
degrades the stability of the bitcell during a read operation.
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Fig. 7. Temperature effect on stability of the internal nodes (a) BLTI and
(b) BLFI during a read operation.
Fig. 8(b) presents the impact of the temperature on the
ON-state resistance of nMOS and pMOS. As for the VT ratio,
the ratio of the ON-state resistances, which defines the voltage
drop of the internal node, decreases when temperature rises
leading to a larger voltage drop.
Fig. 8(c) presents the impact of the temperature on the
ratio of the ON-state currents of nMOS and pMOS, which is
less favorable at high temperature since the nMOS becomes
stronger than the pMOS. In fact, the changes in the ratios
of VT and ON-state resistance have an impact together on the
ION current of nMOS and pMOS.
III. PHYSICAL CONSIDERATIONS IN 3-D
COOLCUBE TECHNOLOGY
A 0.078-μm2 6T SRAM bitcell is first designed as a refer-
ence bitcell using the planar LETI 14-nm FD-SOI technology.
Second, 3-D 6T and 4T bitcells are designed using a design
kit extension for LETI 14-nm FD-SOI technology based on
CoolCube process. In this process, an nMOS tier is fabricated
over a pMOS tier and intertier vias (35 nm in diameter and
85 nm in pitch) are used to make connections between the
bottom and the top tiers.
Fig. 9 presents the 3-D 4T bitcell, and we can see the
pMOS PU on the bottom layer with a width of 90 nm. Note
the metal intermediate and the 3-D vias that connect the
bottom and top layers. The top layers contain the nMOS PG
(width of 46 nm) connected to the word line (WL) and the
bitlines (BLT and BLF). The 3-D 4T bitcell is 405 nm long
and 135 nm large, which yields an area of the 0.054 μm2. The
height or thickness of the bitcell is equal to 150 nm. Previous
works [18], [19] present a 6T design exploration using
3-D sequential technology and demonstrate high performance
and 30% area gain compared to planar 6T bitcell. However,
Fig. 8. Temperature effect on (a) VT , (b) ON-state resistance, and (c) ON-state
current of the nMOS and pMOS.
Fig. 9. 3-D picture of the 0.054 μm2 4T DL SRAM bitcell in 3-D CoolCube
technology [16].
the proposed layouts with intertier via just under top gate
and active zone are currently not feasible in process fabri-
cation. Thus, in practice, the area gain designing 6T bitcell in
3-D sequential technology is less than 5%. The 4T bitcell
architecture achieves an area reduction of 30% compared to
planar 6T bitcell (0.054 versus 0.078 μm2).
IV. IN-HOUSE TESTBENCH AND SIMULATION RESULTS
The testbench setup for the study of the 4T DL SRAM
bitcell is done in such a way it tests every operation and
condition the bitcell could undergo.
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Fig. 10. Chronogram of the in-house testbench.
TABLE I
4T SRAM BITCELL VT AND MOS SIZING CONFIGURATION
Fig. 10 shows the global view of a full test. As we can see,
we have mainly four sequences applied on the bitcell: hold-
after-write “1,” hold-after-read “1,” hold-after-write “0,” and
hold-after-read “0.” Ten milliseconds of retention time is set
between each operation. This lapse of time is reasonably long
for an SRAM bitcell, if a hold fail has to occur, it will happen
as soon as the bitcell undergo a hold mode. The bitlines are
precharged to GND instead of VDD as in 6T bitcell because
of the absence of pull-down nMOS. Therefore, bitlines are
charged instead of being discharged during a read operation.
We performed the parasitic extraction of the 4T 3-D bitcell.
The flow is based on Mentor Graphics Calibre X-ACT 3-D
tool, in which several adjustments have been made to describe
the 3-D sequential materials and architecture. Then, using the
postlayout 4T bitcell netlist which includes the resistance of
the 3-D vias connections, a sensitive analysis is performed
with statistical simulations including global and local varia-
tions on a set of 1 000 000 MC simulations. Several design
parameters are adjusted to optimize the bitcell robustness and
performances.
The retention is investigated in Fig. 11, which shows the
bitcell integrity during a retention phase for a temperature
range between −10 °C and 125 °C and for supply voltages
of 0.8 and 1 V. The fail percentage versus the VT gap between
the pMOS and nMOS are shown. Note that we have a robust
retention with a 180-mV gap for VDD = 0.8 V and 210 mV
for VDD = 1 V. These VT gaps are obtained thanks to
knobs (process and design) offered by the FD-SOI technology:
the gate type combined with the backplane type [20] and back-
biasing (BB) technique [21].
From those results, we decided to set the configuration
shown in Table I for the 4T bitcell to guarantee a strong
Fig. 11. Retention fail percentage versus the VT gap at (a) VDD = 0.8 V
and (b) VDD = 1 V.
Fig. 12. Data retention validation with silicon data of VT gap in LETI 14-nm
planar FD-SOI technology.
retention mode. The widths of the nMOS and pMOS are
the smallest possible to achieve a maximum density gain.
The length (maximum enabled w/ CPP = 90 nm) is set at
30 nm (Lmin = 20 nm) for both pMOS and nMOS in order
to maintain a moderate variability.
The feasibility of this VT gap has been validated with silicon
data. A memory array of 1024 4T DL bitcells was fabricated
on silicon with the 14-nm planar FD-SOI technology. These
results can be extrapolated in 3-D technology since the VT
knobs are similar.
Eight wafers were processed to extract the global variation.
On each wafers, 66 sites (dies) containing 1024 bitcells
were measured to extract the local variation. On each site,
four bitcells were selected and their pMOS and nMOS VT
measured.
Fig. 12 shows the cumulative probability of the silicon
measurements of the VT gap between the pMOS and the
nMOS. We can observe that the configuration set in Table I is
achievable at an industrial level. We obtain a fail in retention
on a population ranging from 25% to 4%. The first value is
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TABLE II
PLANAR AND 3-D VT CONFIGURATION
the worst case where we took only the cells that have a VT
gap ≥210 mV, and it is the VT gap necessary for a functional
retention at VDD = 1 V in simulation. The second represents
the best case, and this time we took the cells with a VT
gap ≥0 mV. We expect the real percentage to be between
these two references since there will be functional bitcells
with a VT gap lower than 210 mV. Considering that these
silicon measurements correspond to the first process in 14-nm
FD-SOI for the 4T bitcell, the results are relatively acceptable.
Table II shows the VT configuration used in the planar
design (silicon measurements) and the 3-D design (simulation
models). In both technologies, the VT configuration is similar
for the pMOS (n-BP on n-well). In the 3-D design, the nMOS
is on the top layer and hence they lack a well layer [22].
But the presence or the type of the well does not affect the
MOS VT . Thus, the results validated in planar silicon are also
valid in 3-D design.
Comparing the results of the planar design (silicon data)
to the 3-D design (simulation data), we can notice that
we have a lower percentage of population with functional
retention in planar design than in 3-D design, even though
we have a greater VT gap in the planar measurements. The
reason is related to the variability of the planar design silicon
measurements which is greater than one of the 3-D design
simulations. This is mainly due to the immaturity of the
process. Through process optimization, we can gain maturity
and reach a percentage close to 100%.
Using the configuration given in Table I, we investigated
the 4T bitcell read stability. As mentioned previously, reading
the bitcell represents a sensible operation since there is a risk
to lose the data. A simple and straightforward solution is to
strengthen the pMOS by enlarging its width as given in (5).
Fig. 13 shows the evaluation in read fail percentage for
different number of b/c versus the pMOS width for the worst-
case temperature (125 °C). We also display in Fig. 14 the
necessary pMOS width (for no read fails) for a given number
of b/c and the density gain compared to the planar 6T on the
right axis. For example, in Fig. 14, for a number of 64 b/c,
the minimum pMOS width is WpMOS = 120 nm for a fully
functional read operation, which yields a gain of 20% in
density with respect to the planar 6T bitcell (0.078 μm2). The
maximum density gain is 30% and is possible for 32 b/c.
Fig. 13. Read fail percentage versus the pMOS width for several number
of b/c.
Fig. 14. Minimum pMOS width and gain density with respect to the planar
6T SRAM bitcell (0.078 μm2) versus the number of b/c.
Fig. 15. PASS/FAIL grid for retention and read operations.
Fig. 15 presents PASS/FAIL grid for retention and read
operations obtained after 1 000 000 MC simulations for the
configuration of 32 bitcells/column with a pMOS width
of 90 nm. We can see that the operating range, in which
the bitcell is fully functional, covers 0.7, 0.8, 0.9, and 1 V
of supply voltage, ranging from 27 °C to 125 °C. We can
observe that the more the temperature decreases, the less the
margin we have on the variation of VDD supply.
V. 4T SRAM BITCELL ENHANCED WITH DYNAMIC
BACK-BIASING TECHNIQUE
Dynamic back biasing (DBB) is an efficient design tech-
nique to increase the bitcell stability and/or improve its
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Fig. 16. 4T DL SRAM bitcell with data-dependent back biasing on top
transistor (nMOS pass gate).
TABLE III
4T SRAM BITCELL VT AND MOS SIZING IN DBB CONFIGURATION FOR
THE (a) RETENTION CRITICAL PATH AND (b) READ CRITICAL PATH
performance [23]. FD-SOI technology is intrinsically more
suitable to exploit the full potential of DBB compared to
others technologies [24] (e.g., Bulk, FinFET). In this section,
we demonstrate how a data-dependent DBB can strengthen the
stability during a read operation.
Fig. 16 presents DBB scheme for the 4T DL SRAM bitcell.
The back gate of the PG nMOS is connected to the opposite
internal node (BLTI or BLFI). This configuration allows the
bitcell to maintain a strong retention state where the “0” is
stored (BLFI) and stabilizes the reading by strengthening the
PU pMOS connected to the stored “1” (BLTI).
The main challenge of this DBB configuration is to back
bias each nMOS independently. Hence, the feasibility of this
configuration has been investigated. We have developed a
solution that does not affect the bitcell area by exploiting the
3-D CoolCube technology process flexibility. It is not pre-
sented here since it is still under investigation and will be the
object of future publications.
Table III(a) and (b) shows, respectively, new VT configu-
rations that can be set to maximize the benefits of the DBB
during the read and hold operations separately.
The DBB configuration presented in this section was set
as follows: by applying DBB, we enhanced the retention
robustness by enlarging the VT gap. Hence, we lowered the
VT of the pMOS (in simulations) until we reached the VT gap
necessary for a good retention (179 mV).
Fig. 17 presents the necessary pMOS width (for no read
fails) for a given number of b/c and the density gain compared
to the planar 6T on the right axis for the configuration w/ and
Fig. 17. Minimum pMOS width and gain density with respect to the planar
6T SRAM bitcell (0.078 μm2) versus the number of b/c with and without
DBB.
Fig. 18. PASS/FAIL grid for retention and read operations with DBB.
Fig. 19. PVT functional space w/ and w/o DBB.
w/o DBB. We can see a significant impact of the DBB on
the ability of doubling the size of the memory array without
enlarging the pMOS width.
Fig. 18 presents PASS/FAIL grid for retention and read
operations obtained after 1 000 000 MC simulations for the
configuration of 32 bitcells/column with a pMOS width
of 90 nm and using the data-dependent DBB. Fig. 19 compares
the results shown in Figs. 15 and 18, and we observe that the
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Fig. 20. Proposed RA schematic for the 4T DL SRAM bitcell.
DBB enlarged the operating voltage and temperature range.
With the DBB configuration, the bitcell is considered as fully
functional for a temperature ranging from −10 °C to 125 °C
and a VDD variation from 0.7 to 1 V.
VI. PROPOSED READ-ASSIST TECHNIQUE
The main purpose of the design of the 4T bitcell is the
density gain. With the 3-D design we showed a density gain
on the bitcell level, in the previous section, we showed how
a DBB could improve the density gain on the memory array
level by stacking more b/c. In this section, we want to go
further in the density gain on the memory array level.
Therefore, we present a RA circuit designed specifically for
the 4T SRAM bitcell. This circuit is not new, and it is used
nowadays as a write-back assist. Hence, it senses and writes
back the data sensed [25]. In our case we use it differently,
its purpose is to help obtain a sufficient voltage difference
between the bitlines during the read operation. This RA circuit,
shown in Fig. 20, works as follows: after the start of read
operation, the RA senses the bitlines to know the content
of the selected bitcell. Then, it writes back consequently the
bitlines in the right way (same way the bitcell does) to support
the bitcell and complete the read operation by stabilizing the
bitcell content.
This RA circuit is placed at the bottom of each column
between the bitcell array and the conventional I/O as shown
in Fig. 21, and fits into the array column width. Its role
is to assist the bitcell during a read operation and not to
perform the read itself. Hence, there is the necessity to add
a conventional sense amplifier [26] for a proper read. The
dimension of RA, designed in 3-D CoolCube technology,
is evaluated as equivalent to five times the bitcell height, which
represents 4% of the area of a column containing 128 bitcells.
Note that for this configuration, we have chosen an inter-
leaving structure with a 4 to 1 multiplexer. This can be
modified as wanted. There is no risk to lose the data on the
column that are not selected since they will be stressed by a
read operation. And the stability of this operation has been
validated.
Thanks to this assist, we can align 128 bitcell in a column
without having to enlarge the pMOS (PU) width. Thus, this
RA circuit allows us to achieve the maximum density possible
for the 4T bitcell. Fig. 22 presents the necessary pMOS
Fig. 21. Placement of the RA on the memory array.
Fig. 22. Minimum pMOS width and gain density with respect to the planar
6T SRAM bitcell (0.078 μm2) versus the number of b/c with and without
DBB and with the read assist.
width (for no read failures) for a given number of b/c and the
density gain compared to the planar 6T on the right axis for
the configuration w/ and w/o DBB and with the addition of
the RA. For 128 b/c, we can achieve a density gain of 6%
(compared to the planar 6T) without DBB and 20% with
DBB. With the proposed RA circuit, we can reach a density
gain up to 30%. The 1 000 000 MC simulations are performed
to determine the operating range of the 4T SRAM bitcell
combined with the proposed RA. From the results obtained,
we noticed that it is the same w/ or w/o the RA, whether it
is a config‘uration w/o DBB (Fig. 15) or w/ DBB (Fig. 18).
Therefore, results are not shown in this paper.
The drawback of this design is that it slows down the read
operation. But, since the objective of the 4T bitcell is to be as
dense as possible (and not as fast as possible), this solution
remains adequate.
Fig. 23 presents the chronogram of the read operation with
the proposed RA circuit.
To avoid fails, we read the bitcell in three main phases.
1) Phase 1: It consists of setting the RA circuit by
precharging its internal nodes. We simply pull the
internal node at GND by activating (high) the RAEP
signal.
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Fig. 23. Chronogram of the read operation with the proposed read assist.
TABLE IV
READ TIME, WRITE TIME, AND DENSITY GAIN w/ AND
w/o DBB AND PROPOSED RA CONFIGURATION
2) Phase 2: In this phase, we charge the bitline to enable
RA circuit to presense the data. But, to avoid any fail,
we set the WL voltage at 70% of VDD (WL under drive-
assist technique [27], [28]).
3) After the end of phase 2, the WL voltage is set to 100%
of VDD to fully activate the PG. After 100 ps, it will
create enough voltage difference (100 mV) between the
bitlines for the RA to work properly. If the RA is not
activated under 100 ps after that the read operation could
fail.
4) Phase 3: The read operation is completed in this phase.
The RA is activated; it senses the data stored in the bit-
cell and pulls each bitline in the same way (up or down)
the bitcell pulled them in the precedent phases.
The three-phase scheme enables fail-free read operation
with a minimum of 100-mV bitlines voltage difference reached
for a proper read.
Table IV summarizes the difference between the possible
configurations with the DBB and the RA. It presents for each
configuration, the read and write operation time, and density
gain compared to the planar 6T.
From the results, we can see the efficiency of the DBB in
stabilizing the read operation, thus allowing a greater density
gain. The RA can be used in the case when the time of the
read operation is not a priority but density gain is.
The application targeted by our SRAM memory would
depend on the use of the presented RA. If not used, then
the SRAM will possess good performances with fast read and
write operations, but the matrix size would be limited. In that
case, L1 or L2 cache level would be suitable.
If the RA is used, bigger matrices would be achievable but
at the expense of speed (read time). In that case, L3 cache
level would be the appropriate application.
VII. CONCLUSION
This paper presents a 4T SRAM bitcell designed using
the 3-D CoolCube technology. A density gain up to 30%
is achieved compared to a planar 6T bitcell (0.078 μm2) in
the same technology node. Based on an in-house simulation
testbench, the failure mechanisms of the 4T bitcell have been
deeply studied and suitable solutions are proposed to overcome
the stability issues. Using the FD-SOI technology and the 3-D
CoolCube technology, we have demonstrated the efficiency of
a DBB as a design knob to considerably improve the stability
of the 4T bitcell. Moreover, thanks to the DBB, the size of
our array can be double by doubling the number of bitcells per
column. We also presented a RA technique that stabilizes the
reading operation at the expenses of the read time, but allow
to increase considerably the number of bitcell per column.
Finally, a considerable number of bitcell per column (up
to 128) with 30% density gain compared to the planar 6T
is demonstrated.
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